




TITLE		DESIGNER	TW	DATE	DATE
INPUT CHANNEL J-TYPE		DRAWN	TW	1	18.11.91 TW
		CHECKED	XX	2	19.11.91 TW
		APPROVED	XX	3	02.12.91 TW
		1st ISSUE		4	08.07.92 TW
© 1997 CADAC ELECTRONICS LTD		CADAC DRWG No. A1.6980			SHEET 2 OF 5



TITLE		DESIGNER		DATE		DATE	
EQUALIZER FOR J-TYPE INPUT CHANNEL		TW	1	18.11.91	TW	5	
		CHECKED	XX	2	26.11.91	TW	6
		APPROVED	XX	3	02.12.91	TW	7
		1st ISSUE	4				8
© 1997 CADAC ELECTRONICS LTD		CADAC DRWG No. A1.6980				SHEET 3 OF 5	



REDRAWN IN POWER LOGIC

TITLE		DESIGNER	TW	DATE	DATE
POWER CONNECTIONS INPUT CHANNEL J-TYPE		DRAWN	TW	1	06.01.92 TW
		CHECKED	XX	2	
		APPROVED	XX	3	
		1st ISSUE		4	
© 1997 CADAC ELECTRONICS LTD		CADAC DRWG No. A1.6980			SHEET 4 OF 5

